# AI GPU Cache Designer at Intel

Intel is hiring an AI GPU Cache Designer in Santa Clara, United States. It pays $221k-$312k a year and Level rates it Builds AI ●●●●; you can [apply on Intel](https://jobsbylevel.com/go/1c363803-9e04-4638-a1f7-f55a85197323?utm_medium=ai-agent).

AI Level 4, AI centrality 90 out of 100. US, California, Santa Clara.

## Details

- Company: [Intel](https://jobsbylevel.com/companies/intel)
- AI level: AI Level 4 (score 90 out of 100)
- Location: US, California, Santa Clara
- Salary: $221k-$312k
- Posted: September 28, 2026
- Apply: https://jobsbylevel.com/go/1c363803-9e04-4638-a1f7-f55a85197323?utm_medium=ai-agent
- Free CV review for this job: https://jobsbylevel.com/cv-review?job=ai-gpu-cache-designer-at-intel-cacad7

## Prepare for this job

The job page lists 5 likely interview questions for this offer, with a CV checklist: https://jobsbylevel.com/jobs/ai-gpu-cache-designer-at-intel-cacad7

## Description

Job Details: Job Description: The Role and Impact As a SoC Cache Design Engineer, you will play a pivotal role in developing cutting-edge Cache subsystem design for Intel's AI SoCs. You will drive the micro architecture, register transfer level (RTL) coding, subsystem integration, and simulation processes to deliver high-quality, fully verified Cache that meet power, performance, and area targets. Your work will directly contribute to Intel's groundbreaking AI hardware solutions, ensuring they meet the rigorous demands of modern applications. Business group Intel's AI SoC organization is at the forefront of developing innovative products that power AI applications across diverse domains. From edge devices to data center accelerators, our team focuses on delivering high-performance, efficient, and scalable hardware solutions. As part of this group, you will collaborate with world-class engineers to advance Intel's leadership in AI hardware development and help shape the future of intelligent computing. Key Responsibilities - Evaluate architectural trade-offs to align design features with performance targets, power constraints, and system limitations. - Define and document microarchitecture specifications for complex SoC IP blocks, implement RTL in Verilog/SystemVerilog, and deliver synthesis- and timing-clean designs. - Collaborate closely with verification teams to ensure comprehensive validation and coverage of all design aspects. - Develop and maintain timing constraints for IP blocks, supporting physical design teams in synthesis, timing closure, and formal equivalence checks. - Lead silicon bring-up efforts, including post-silicon validation, debug, and performance analysis. - Mentor junior engineers and contribute to advancing best practices for design methodology and quality assurance. Qualifications: Minimum Qualifications - Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field, with 12+ years of experience in RTL design for ASIC/SoC development; OR Master's degree in relevant field with 8+ years of experience; OR PhD in relevant field with 6+ years of experience. - Advanced proficiency in RTL design using Verilog/SystemVerilog and hands-on experience in SoC system integration. - Expertise in standard bus protocols (AXI, AHB) and embedded processor architectures. - Demonstrated ability to address design challenges, including clock domain crossings, power optimization, and timing closure. - Proficiency in scripting languages (e.g., Python, TCL) for automation and design flow customization. Preferred Qualifications - Strong knowledge of high-speed and low-power design techniques. - Familiarity with industry-standard EDA tools such as HDL simulators (VCS, Questa, IES), lint tools (Spyglass), and FPGA prototyping tools (Xilinx Vivado, Altera Quartus II). - Experience in SoC multicore CPU subsystem design and GPU cache development. - Collaborative mindset and leadership skills, with a passion for innovation and solving complex technical challenges. Join us to shape the next generation of AI hardware and make an impact on tomorrow's technological advancements. Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Santa Clara Additional Locations: US, California, Folsom, US, Oregon, Hillsboro, US, Texas, Austin Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law),

The description is cut here. Read the full offer: https://jobsbylevel.com/jobs/ai-gpu-cache-designer-at-intel-cacad7

Source: https://jobsbylevel.com/jobs/ai-gpu-cache-designer-at-intel-cacad7

## Cite this page

Level. https://jobsbylevel.com/jobs/ai-gpu-cache-designer-at-intel-cacad7.

Get job alerts: https://jobsbylevel.com/newsletter