# ASIC DFT Technical Leader at Cisco

Cisco is hiring an ASIC DFT Technical Leader in San Jose, United States. It pays $187k-$268k a year and Level rates it Little AI ●○○○; you can [apply on Level](https://jobsbylevel.com/go/ea3a792d-ed73-4336-b956-ff853ca25774?utm_medium=ai-agent).

AI Level 1, AI centrality 35 out of 100. San Jose, California, US.

## Details

- Company: [Cisco](https://jobsbylevel.com/companies/cisco)
- AI level: AI Level 1 (score 35 out of 100)
- Location: San Jose, California, US
- Salary: $187k-$268k
- Posted: October 19, 2026
- Apply: https://jobsbylevel.com/go/ea3a792d-ed73-4336-b956-ff853ca25774?utm_medium=ai-agent

## Description

The application window is expected to close on: 12/17/2026 Meet the Team: The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world Your Impact: You will be a key member of the Silicon One development organization, collaborating closely with Front-end RTL and backend physical design teams to gain a deep understanding of chip architecture. Your primary focus will be to drive high-quality Structural test, functional test , diagnostic feature implementation, IP development and integration, and test access including high speed IO with protocol ensuring robust and reliable silicon solutions that meet Cisco’s standards for performance and innovation. This cross-functional teamwork is essential to delivering advanced networking silicon aligned with Cisco Silicon One’s scalable and flexible architecture. Minimum Qualifications: 10+ years of industry experience in ASIC digital design. Prior experience in Verilog/System Verilog coding. Prior experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification). Prior experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories. Preferred Qualifications: Experience with power optimization techniques , power intent (UPF), power estimation. Experience with DFT/MBIST Experience with post-silicon debug Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada: The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits. Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process. U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time. U.S. employees are eligible for paid time away as described

The description is cut here. Read the full offer: https://jobsbylevel.com/jobs/asic-dft-technical-leader-at-cisco-f18974

Source: https://jobsbylevel.com/jobs/asic-dft-technical-leader-at-cisco-f18974

## Cite this page

Level. https://jobsbylevel.com/jobs/asic-dft-technical-leader-at-cisco-f18974.

Get job alerts: https://jobsbylevel.com/newsletter