# EDA Tools Software Engineer at Intel

Intel is hiring an EDA Tools Software Engineer. It pays $96k-$182k a year and Level rates it Little AI ●○○○; you can [apply on Intel](https://jobsbylevel.com/go/b74e93be-1ee2-438c-9da3-fb3b9aea1e4c?utm_medium=ai-agent).

AI Level 1, AI centrality 34 out of 100. US, Oregon, Hillsboro.

## Details

- Company: [Intel](https://jobsbylevel.com/companies/intel)
- AI level: AI Level 1 (score 34 out of 100)
- Location: US, Oregon, Hillsboro
- Salary: $96k-$182k
- Posted: October 28, 2026
- Apply: https://jobsbylevel.com/go/b74e93be-1ee2-438c-9da3-fb3b9aea1e4c?utm_medium=ai-agent
- Free CV review for this job: https://jobsbylevel.com/cv-review?job=eda-tools-software-engineer-at-intel-e97577

## Description

Job Details: Job Description: As a member of the PTD Litho Frame Automation Team (FRAT) in LTD (Logic Technology Development), you will be responsible for process design rule definition, construction and validation of lead certification Tape-in Collaterals for Intel's next generation process technology and products. You will be responsible for the validation and creation of VLSI layout that will enable fundamental process development. Your responsibilities will include but will not be limited to: Verify VLSI layout adherence to complex layout design rules, specifically ownership in Quality Assurance of FRAT designs across all Intel process nodes Troubleshoot design and PDK(Process Design Kit) verification issues with complex physical design flows, both industry standard and Intel tools and flows Write/update software code for cell design and testcases, verification and package design content for distribution CAD design development and support of LTD Tape-in Collateral Library for ALL Intel Process Technology nodes including CR experimental Path Finding projects Collaborating, directing, extracting, executing designs and constructs that will be used for process implementation, monitoring, improvement and development well ahead of any other team in LTD. This interaction will be with a very diverse team including Litho, Integration, Device, Test Chip, Tape Out, and OPC and RET (Reticle Enhancement Team) experts. These designs will be used during development, refined and then made available for HVM (High Volume Manufacturing) Qualifications: Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research. Minimum Qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, with 6+ months of hands-on experience in the domain and demonstrated skills gained through internships, academic projects, coursework, or hands-on training OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field with no prior professional experience Hands-on experience includes: Coursework and background should include VLSI design or CAD, programming in Python or C++, Semiconductor Device Physics or basic electrical circuit theory, Silicon manufacturing flows Preferred Qualifications: Familiarity with semiconductor processing/engineering or computer science (from coursework or internship or work experience) VLSI Circuit mask design layout and/or verification (from coursework or internship or work experience) Basic solid-state physics, optics and IC (Integrated Circuit) process flow (from coursework or internship or work experience) Programming skills in a high-level programming language (from coursework or internship or work experience) Familiarity with UNIX/Linux platforms (from coursework or internship or work experience) Experience with Cadence Virtuoso, Klayout, and tools such as Calibre DRV or Calibre Knowledge of design rule checks (DRC), ICV, or IC Validator software tools Experience with custom design and verification tools, debugging, and flow development Strong communication and collaboration skills for cross-functional teamwork Proactive mindset with a focus on continuous improvement and learning For information on Intel’s immigration sponsorship guidelines, please see Intel U.S. Immigration Sponsorship Information Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, Oregon, Hillsboro Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental

The description is cut here. Read the full offer: https://jobsbylevel.com/jobs/eda-tools-software-engineer-at-intel-e97577

Source: https://jobsbylevel.com/jobs/eda-tools-software-engineer-at-intel-e97577

## Cite this page

Level. https://jobsbylevel.com/jobs/eda-tools-software-engineer-at-intel-e97577.

Get job alerts: https://jobsbylevel.com/newsletter