# GPU Logic Design Engineer at Intel

Intel is hiring a GPU Logic Design Engineer. It pays $142k-$200k a year and Level rates it Little AI ●○○○; you can [apply on Intel](https://jobsbylevel.com/go/92dc7551-9b4b-4df9-be4b-158729d191f3?utm_medium=ai-agent).

AI Level 1, AI centrality 34 out of 100. US, California, Folsom.

## Details

- Company: [Intel](https://jobsbylevel.com/companies/intel)
- AI level: AI Level 1 (score 34 out of 100)
- Location: US, California, Folsom
- Salary: $142k-$200k
- Posted: October 29, 2026
- Apply: https://jobsbylevel.com/go/92dc7551-9b4b-4df9-be4b-158729d191f3?utm_medium=ai-agent
- Free CV review for this job: https://jobsbylevel.com/cv-review?job=gpu-logic-design-engineer-at-intel-fa132c

## Description

Job Details: Job Description: As a GPU Logic Design Engineer at Intel, you will play a critical role in shaping the future of graphics and compute technologies. You will be part of a dynamic team driving innovation and delivering world-class GPU IP designs that power cutting-edge products worldwide. Your expertise will contribute directly to achieving Intel's performance, power, area, and quality goals. This is an exciting opportunity to influence the definition and design of architecture and microarchitecture features, ensuring the seamless integration of GPU blocks into full chip designs. Your work will help redefine possibilities in graphics computation and enable extraordinary user experiences for millions. Responsibilities will include but are not limited to: Develop logic designs and register transfer level (RTL) coding for graphics IPs. Define architecture and microarchitecture features for GPU blocks. Apply advanced strategies, tools, and methods to optimize logic design for power, performance, area, timing, and physical implementation goals. Conduct and review unit-level verification to ensure design integrity and correctness of features. Debug failing RTL tests to implement corrective measures for features. Collaborate with SoC customers to ensure high-quality GPU block integration. Perform power and performance analysis and optimization to meet project goals. Deliver technical documentation to promote effective communication and knowledge sharing. Floating point math, e.g., float to fix, fix to float converters. Experience in GPU validation, debug, and bringing logic designs into high-volume production. Behavioral traits that we are looking for: Problem-solving skills, analytical and attention to detail. Work collaboratively in a Global team environment under ambitious schedules. Independent, self-motivated, and well organized. Flexible and able to operate in a fast-paced environment. Note: This role requires regular onsite presence to fulfill essential job responsibilities. Qualifications: You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum qualifications and are considered a plus factor in identifying top candidates. Minimum Qualifications Bachelor’s degree in Electrical, Computer engineering or related field with 4 years of Industry experience OR a Master’s degree in the same fields with 3 years of Industry experience OR PhD with 1 year of experience. Your experience must be in the following: RTL design & SystemVerilog coding Architecture specs and convert them into low‑level design GPU or CPU architecture experience Preferred Qualifications Proven expertise in RTL design and logic development. Knowledge of GPU architecture fundamentals and hardware design concepts. Familiarity with microarchitecture principles and low-power design techniques. Experience with static timing analysis tools and methods. Demonstrated ability to debug microarchitecture and simulation issues effectively. Understanding of Cache design. Join us in shaping the future of technology by contributing to transformative innovations in GPU logic design. Apply today to unlock your potential and become part of our mission to create extraordinary solutions for the modern world. Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Folsom Additional Locations: US, California, Santa Clara Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that

The description is cut here. Read the full offer: https://jobsbylevel.com/jobs/gpu-logic-design-engineer-at-intel-fa132c

Source: https://jobsbylevel.com/jobs/gpu-logic-design-engineer-at-intel-fa132c

## Cite this page

Level. https://jobsbylevel.com/jobs/gpu-logic-design-engineer-at-intel-fa132c.

Get job alerts: https://jobsbylevel.com/newsletter