# LTD RET/OPC Design Rule and Technology Definition Engineer at Intel

Intel is hiring an LTD RET/OPC Design Rule and Technology Definition Engineer. It pays $150k-$285k a year and Level rates it Little AI ●○○○; you can [apply on Intel](https://jobsbylevel.com/go/16cfb20c-051b-4469-845f-95165ce9e286?utm_medium=ai-agent).

AI Level 1, AI centrality 30 out of 100. US, Oregon, Hillsboro.

## Details

- Company: [Intel](https://jobsbylevel.com/companies/intel)
- AI level: AI Level 1 (score 30 out of 100)
- Location: US, Oregon, Hillsboro
- Salary: $150k-$285k
- Posted: November 3, 2026
- Apply: https://jobsbylevel.com/go/16cfb20c-051b-4469-845f-95165ce9e286?utm_medium=ai-agent
- Free CV review for this job: https://jobsbylevel.com/cv-review?job=ltd-ret-opc-design-rule-and-technology-definition-engineer-at-intel-f5a70f

## Prepare for this job

The job page lists 5 likely interview questions for this offer, with a CV checklist: https://jobsbylevel.com/jobs/ltd-ret-opc-design-rule-and-technology-definition-engineer-at-intel-f5a70f

## Description

Job Details: Job Description: Intel is in the middle of an exciting transformation, with a vision to create and extend computing technology to connect and enrich the lives of every person on Earth. Join LTD and help create the next generation of technologies that will touch the lives of people the world over for decades to come. The RET DR and Tech Def team uses current and future lithography manufacturing tools to drive Design and process Technology Co-optimization (DTCO) as well as Design For Yield (DFY) to enable advanced node definition and extend the limits of feature sizes that are patternable by Intel Foundry for semiconductor devices. Qualifications: Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research. Minimum Qualifications Bachelor's degree in Computer Science, Software Engineering, Electrical Engineering, or a related field with 6+ years of professional experience with semiconductor industry technologies OR Master's degree in Computer Science, Software Engineering, Electrical Engineering, or a related field with 4+ years of professional experience with semiconductor industry technologies OR Ph.D. in Computer Science, Software Engineering, Electrical Engineering, or a related field with 2+ years of professional experience with semiconductor industry technologies Professional hands-on experience with semiconductor industry technologies includes one or more of the following: Experience developing software, automation frameworks, data systems, or engineering infrastructure in a technical environment Experience designing and maintaining structured data models, metadata frameworks, databases, knowledge repositories, or configuration-managed data systems. Experience with source control and repository management systems (Git, GitLab, GitHub, or equivalent). Experience developing automation workflows, APIs, data pipelines, or software tools used by engineering teams. Knowledge of AI/LLM technologies and their application to engineering knowledge management, data extraction, workflow automation, and decision support. Strong problem-solving skills and ability to work across multiple technical disciplines. Highly motivated to improve Intel quality and in achieving customer trust. Preferred Qualifications Experience in the semiconductor industry Understanding of semiconductor physical design, layout methodologies, or design rule development Experience working with process design rules, patterning technologies, or DTCO methodologies Experience developing data and automation platforms that support semiconductor technology development Experience with graph databases, knowledge graphs, semantic search, vector databases, or AI-enabled knowledge repositories. Familiarity with cloud-native software development, data orchestration frameworks, and modern software engineering practices For information on Intel’s immigration sponsorship guidelines, please see Intel U.S. Immigration Sponsorship Information Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, Oregon, Hillsboro Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock

The description is cut here. Read the full offer: https://jobsbylevel.com/jobs/ltd-ret-opc-design-rule-and-technology-definition-engineer-at-intel-f5a70f

Source: https://jobsbylevel.com/jobs/ltd-ret-opc-design-rule-and-technology-definition-engineer-at-intel-f5a70f

## Cite this page

Level. https://jobsbylevel.com/jobs/ltd-ret-opc-design-rule-and-technology-definition-engineer-at-intel-f5a70f.

Get job alerts: https://jobsbylevel.com/newsletter