# SoC Logic Design Engineer at Intel

Intel is hiring a SoC Logic Design Engineer in Santa Clara, United States. It pays $106k-$149k a year and Level rates it Little AI ●○○○; you can [apply on Intel](https://jobsbylevel.com/go/6184ecc2-1dfa-41a8-8170-a8c0ce07f53f?utm_medium=ai-agent).

AI Level 1, AI centrality 30 out of 100. US, California, Santa Clara.

## Details

- Company: [Intel](https://jobsbylevel.com/companies/intel)
- AI level: AI Level 1 (score 30 out of 100)
- Location: US, California, Santa Clara
- Salary: $106k-$149k
- Posted: October 26, 2026
- Apply: https://jobsbylevel.com/go/6184ecc2-1dfa-41a8-8170-a8c0ce07f53f?utm_medium=ai-agent
- Free CV review for this job: https://jobsbylevel.com/cv-review?job=soc-logic-design-engineer-at-intel-36cf05

## Description

Job Details: Job Description: The Role and Impact As a SoC Logic Design Engineer, you will play a key role in creating and integrating cutting-edge logic designs for next-generation Xeon server product SoCs and IPs. You will actively collaborate with multidisciplinary teams to ensure functional correctness, drive innovation, and contribute to seamless integration and validation on advanced technologies. Your work will directly impact Intel's ability to deliver highly optimized and efficient solutions for data center applications. Business Group You will be part of the Data Center Group (DCG), a leading organization driving Intel's advancements in cloud computing, AI, and enterprise infrastructure. The group focuses on developing high-performance Xeon processors and other critical technologies that support Intel's mission of delivering world-changing innovation. Through collaboration and excellence, the DCG team pushes the boundaries of design and engineering to meet the evolving needs of the data-driven world. Key Responsibilities - Collaborate with the SoC integration team to develop and integrate logic designs for components and fabric. - Partner with the SoC validation team to identify and resolve bugs, ensuring optimal functionality for SoC RTL and tiles. - Work closely with the physical design and architecture teams to maintain architectural accuracy during implementation. - Perform design checks using industry-standard tools to ensure compliance with design standards and best practices. - Contribute to IC/SoC design and integration processes, ensuring high-quality designs that meet product specifications. Qualifications: Minimum Qualifications Master's degree in Electrical Engineering, Computer EE Engineering, or Computer Science with6+ months of hands-on experience. 3+ months of experience with IC/SoC design or integration concepts. 3+ months of experienceh tools such as Synopsys Core tools, VCS, Modelsim, Synopsys Design Compiler, Spyglass, or Lint. 3+ months of experienceprogramming languages such as Verilog, System Verilog, Perl, Tcl, Python, or C/C++. Preferred Qualifications - Demonstrated ability to communicate and collaborate effectively within cross-functional teams. - Strong problem-solving and critical-thinking skills applicable to complex design challenges. - Familiarity with physical design and validation processes. - Passion for innovative technology and a desire to contribute to the advancement of the data center industry. Join Intel to become part of a team that's shaping the future of technology. Bring your expertise, creativity, and passion to a role where you can make a lasting impact while advancing your career. Apply today to start your journey toward groundbreaking innovation. Job Type: College Grad Shift: Shift 1 (United States of America) Primary Location: US, California, Santa Clara Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel . Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education

The description is cut here. Read the full offer: https://jobsbylevel.com/jobs/soc-logic-design-engineer-at-intel-36cf05

Source: https://jobsbylevel.com/jobs/soc-logic-design-engineer-at-intel-36cf05

## Cite this page

Level. https://jobsbylevel.com/jobs/soc-logic-design-engineer-at-intel-36cf05.

Get job alerts: https://jobsbylevel.com/newsletter