# Sr. Physical Design Engineer, Annapurna Labs at Amazon

Amazon is hiring a Sr. Physical Design Engineer, Annapurna Labs in Cupertino, United States. It pays $213k-$288k a year and Level rates it Little AI ●○○○; you can [apply on Level](https://jobsbylevel.com/go/dd1cc544-1c5c-43fe-82bc-40d5f739e0a2).

AI Level 1, AI centrality 33 out of 100. US, CA, Cupertino.

## Details

- Company: [Amazon](https://jobsbylevel.com/companies/amazon)
- AI level: AI Level 1 (score 33 out of 100)
- Location: US, CA, Cupertino
- Salary: $213k-$288k
- Posted: October 9, 2026
- Apply: https://jobsbylevel.com/go/dd1cc544-1c5c-43fe-82bc-40d5f739e0a2

## Description

Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world. Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of hardware in our data centers including AWS Inferentia, Trainium Systems (our custom designed machine learning inference and training datacenter servers). Our success depends on our world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies. We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs. Key job responsibilities - Work with RTL/logic designers to drive architectural feasibility studies, explore power-performance-area tradeoffs for physical design closure - Drive IO/Core subsystem/block physical implementation through synthesis, floor planning, bus / pin planning, place and route, power/clock distribution, congestion analysis, timing closure, IR drop analysis, physical verification, ECO and sign-off - Develop physical design methodologies - Evaluate 3rd party IP and provide recommendations - Be a highly-valued member of our start-up like team through excellent collaboration and teamwork with other physical design engineers as well as with the RTL/Arch. teams Basic qualifications - Bachelor's degree in Computer Science, Computer Engineering, or Electrical Engineering - BS + 8yrs or MS + 6yrs in EE/CS - Experience scripting with Python, Perl, Bash or PowerShell - 6+ years in ASIC Physical Design from - RTL-to-GDSII in either 7nm, 14/16nm, 20nm, or 28nm - Block Design using EDA tools (examples: Cadence, Mentor Graphics, Synopsys, or Others) including synthesis, equivalency verification, floor planning, bus / pin planning, place and route, power/clock distribution, congestion analysis, timing closure, IR drop analysis, physical verification, and ECO - Deep understanding on sign-off activities (timing, ir/em, physical verification) Preferred qualifications - Experience in mentoring, leading, or managing more junior engineers - Expertise using CAD tools (examples: Cadence, Mentor Graphics, Synopsys, or Others) develop flows for synthesis, formal verification, floor planning, bus / pin planning, place and route, power/clock distribution, congestion analysis, timing closure, IR drop analysis, physical verification, and ECO - 4+ years in integrating IP and ability to specify and drive IP requirements in the physical domain. - Thorough knowledge of device physics, custom/semi-custom implementation techniques - Experience solving physical design challenges across various technologies such as DDR, PCIe, fabrics etc. - Experience in extraction of design parameters, QOR metrics, and analyzing trends Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status. Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies,

The description is cut here. Read the full offer: https://jobsbylevel.com/jobs/sr-physical-design-engineer-annapurna-labs-at-amazon-2658de

Source: https://jobsbylevel.com/jobs/sr-physical-design-engineer-annapurna-labs-at-amazon-2658de

## Cite this page

Level. https://jobsbylevel.com/jobs/sr-physical-design-engineer-annapurna-labs-at-amazon-2658de.

Get job alerts: https://jobsbylevel.com/newsletter