Senior FPGA Engineer (DV Equities)
AI in this role
About Us:
Founded 20 years ago and headquartered in Chicago, the DV Group of financial services firms has grown to more than 600 people operating throughout North America, Europe and Asia. Since spinning out of a large brokerage firm in 2016, DV Trading has rapidly scaled as an independent proprietary trading firm utilizing its own capital, trading strategies, and risk management methodologies to provide liquidity to worldwide financial markets and hedging opportunities to commodity producers and users. Now, DV group affiliates include two broker dealers, a cryptocurrency market making firm, and a bourgeoning investment adviser.
Role Overview:
We are looking for an exceptional Senior FPGA Engineer to join our semi-systematic equities team. In this role, you will architect and deliver ultra-low-latency FPGA trading systems that drive our competitive edge across global equity and futures exchanges. This position offers the opportunity to lead, innovate, and push the limits of hardware performance in a fast-paced trading environment.
Key Responsibilities:
Technical Leadership
- Lead and mentor a team of FPGA engineers developing next-generation hardware solutions for market making.
- Architect and implement ultra-low-latency trading systems optimized for global equity and futures markets.
- Define and execute the technical vision and roadmap for FPGA-based trading infrastructure.
- Partner closely with quantitative researchers, software developers, and network engineers to deliver integrated, high-performance trading platforms.
System Development
- Design and implement high-throughput FPGA firmware for market data feed handling and order execution.
- Build modular, reusable, and scalable FPGA architectures supporting exchanges such as NYSE, NASDAQ and CBOE.
- Develop robust testing frameworks and automated deployment pipelines to ensure stability and reliability in production.
Required Qualifications:
- 5+ years of hands-on FPGA design and development experience, ideally within high-frequency or market-making systems.
- Expert-level proficiency in SystemVerilog targeting Xilinx platforms.
- Deep understanding of networking and low-level protocols (10G Ethernet, multicast, MAC/PCS layers).
- Proven track record in ultra-low-latency hardware design and performance optimization.
DV is not accepting unsolicited resumes from search firms. Only search firms with valid, written agreements with DV should submit resumes in response to DV’s posted positions. All resumes submitted by search firms to DV via e-mail, the Internet, personal delivery, facsimile, or any other method without a valid written agreement shall be deemed the sole property of DV, and no fee will be paid in the event the candidate is hired by DV. DV is proud to be an equal opportunity employer and committed to creating an inclusive environment for all employees.
How we rate this
Senior FPGA Engineer (DV Equities) at DV Trading rates 30 out of 100 for how much of the daily work is AI. That makes it Little AI (AI Level 1 of 4). The level is about AI in the job, not seniority.
Little AI. AI is not part of the work.
- ●●●● Builds AI80 to 100
- ●●●○ Works on AI60 to 79
- ●●○○ Uses AI40 to 59
- ●○○○ Little AI0 to 39
Levels come from how often the tools, models and workflows of the role are named in the posting itself. Open the description and count.
Get new remote AI jobs by email
One email a week with the new remote AI jobs, each rated for how much AI is in the work. No recruiter spam, unsubscribe in one click.
Free. One email a week. Unsubscribe in one click.
Similar roles
Software Engineering roles that involve little AI, at other companies.
What kind of AI work fits you?
Answer 12 practical questions in about three minutes. Get a simple profile, the work it points to, and live roles to explore next.
Find my next step