Etch Engineer - Process Owner
Samsung Electronics is hiring an Etch Engineer - Process Owner. It pays $102k-$122k a year and Level rates it ; you can apply on Samsung Electronics.
Level's read on this job
- On Level's scale, this role is Little AI ●○○○: aI is not part of the work.
- Level lists 592 other open roles at Samsung Electronics.
- The role was posted in the last few days.
AI in this role
About Samsung Austin Semiconductor
Samsung is a world leader in advanced semiconductor technology, founded on the belief that the pursuit of excellence creates a better world. At Samsung Austin Semiconductor, we are Innovating Today to Power the Devices of Tomorrow.
Come innovate with us!
Position Summary
As an Etch Engineer - Process Owner, see roles and responsibilities below.Role and Responsibilities
Develop and optimize Front End of Line (FEOL) and Back End of Line (BEOL) plasma etch processes for emerging Gate-All-Around (GAA) architectures including 2 nm node and mature semiconductor technology nodes, including 14nm, 17nm, 28nm FinFET. Implement and sustain Advanced Process Control (APC) methodologies, including feed-forward (FF) process control strategies for trench etch and via-height optimization. Perform Statistical Process Control/Fault Detection and Classification (SPC/FDC) monitoring, statistical yield analysis, and root-cause investigations for plasma etch process excursions, interlocks, and Out-of-Control Action Plan (OCAP) events. Qualify and integrate heterogeneous etch tool platforms, including LAM Research FLEX/KIYO, and/or TEL, Applied Materials, Mattson, PSK and SEMES and cross-platform etch equipment for production deployment. Conduct process matching and technology transfer activities across global semiconductor manufacturing sites. Support factory ramp-up activities through tool qualification planning, capacity optimization, and throughput improvement initiatives. Develop monitoring plans for post-preventive maintenance (PM) defect detection and production wafer qualification. Collaborate with equipment engineering, process integration, metrology, and yield enhancement teams to improve process stability and manufacturing efficiency. Utilize DOE methodologies and statistical analytics platforms, including Spotfire, JMP, Minitab, and Python for process optimization and defect reduction initiatives. Perform failure analysis and material characterization using SEM, EDX, spectroscopy, and related semiconductor characterization techniques. Support semiconductor manufacturing for automotive electronics, memory devices, RF technologies, and advanced display applications. Participate in cost-reduction and risk-assessment initiatives involving process hardware qualification and fab operational efficiency improvements. (Multiple Openings)
Skills and Qualifications
Bachelor’s degree in Chemical Engineering, Materials Science Engineering, Electrical Engineering, Semiconductor Engineering, or closely related engineering discipline and 24 months of experience in job offered or in a semiconductor plasma etch process engineering role within an advanced-node semiconductor manufacturing environment. Requires 24 months of experience involving the following: 1. Back End of Line (BEOL) and Front End of Line (FEOL) dry plasma etch process development and sustaining; 2. Semiconductor manufacturing using FinFET and/or Gate-All-Around (GAA) process technologies, including Nanosheet 3D transistor technology and Copper to Copper Hybrid Bonding; 3. Statistical Process Control (SPC), Fault Detection and Classification (FDC), Advanced Process Control (APC), and statistical yield analysis methodologies to detect, correct, and optimize semiconductor manufacturing processes to maximize yield; 4. Authorship of critical standard operating procedures (SOPs) for novel etch processes; 5. New Product Introduction: Facilitating launch of new products by optimizing etch recipes and tool spread, and implementing novel APC processes like Feed Forward APC; 6. Semiconductor tool qualification and process matching activities to ensure matching process baselines and hardware to hardware reproducibility; 7. Root-cause analysis for yield excursions and defect reduction; 8. Semiconductor process optimization using Design of Experiments (DOE) methodologies; 9. Semiconductor metrology and characterization, including SEM and EDX analysis; 10. Statistical analytics software, such as Spotfire, JMP, Minitab, or Python, to maximize wafer yield, optimize complex manufacturing processes, and detect equipment failures before they cause defects; and 11. High-volume manufacturing (HVM) and factory ramp support to transition a semiconductor design from a functional prototype into a commercially viable, cost-effective, and mass-produced product.
The current base salary range for this role is between $102,230 to $122,230. Individual base pay rates will depend on factors including duties, work location, education, skills, qualifi cations and experience. Total compensation for this position will include a competitive benefi ts package and may include participation in company incentive compensation programs, which are based on factors to include organizational and individual performance.
Total Rewards
At Samsung Austin Semiconductor, base pay is just one part of our total compensation package. The base compensation for this role will depend on education, experience, skills, and location.
We offer a comprehensive benefits package, including:
- Medical, dental, and vision insurance
- Life insurance and 401(k) matching with immediate vesting
- Onsite café(s) and workout facilities
- Paid maternity and paternity leave
- Paid time off (PTO) + 2 personal holidays and 10 regular holidays
- Wellness incentives and MORE
Eligible full-time employees (salaried or hourly) may also receive MBO bonuses based on company, division, and individual performance.
All positions at Samsung Austin Semiconductor are full-time on-site.
Trade Secrets
By submitting an application, you agree not to disclose to Samsung or induce or encourage Samsung to use any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.
* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.
* Samsung Electronics America, Inc. and its subsidiaries are committed to Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.
How we rate this
Etch Engineer - Process Owner at Samsung Electronics rates 28 out of 100 for how much of the daily work is AI. That makes it Little AI (AI Level 1 of 4). The level is about AI in the job, not seniority.
Little AI. AI is not part of the work.
- ●●●● Builds AI80 to 100
- ●●●○ Works on AI60 to 79
- ●●○○ Uses AI40 to 59
- ●○○○ Little AI0 to 39
Levels come from how often the tools, models and workflows of the role are named in the posting itself. Read the description and count the AI tools, models and workflows it names.
Get new software engineering jobs by email
One email a week with the new software engineering jobs, each rated for how much AI is in the work. No recruiter spam, unsubscribe in one click.
Free. One email a week. Unsubscribe in one click.
Similar roles
Software Engineering roles that involve little AI, at other companies.
What kind of AI work fits you?
Answer 12 practical questions in about three minutes. Get a simple profile, the work it points to, and live roles to explore next.
Find my next step