Hardware Engineer (FPGA/ASIC)
AI in this role
About the Position
We are looking to hire engineers with experience in both software and hardware design to help us build our FPGA or ASIC-based applications.
We're big believers in the ability of tools to make programming faster, more pleasant, and more reliable. We apply these same principles to our hardware engineering work, and we’re looking for people who are interested in using programming language technology to improve the process of designing, testing, and validating hardware designs. The hardware team at Jane Street works on both FPGA and ASIC designs. We use Hardcaml, an OCaml library for succinctly describing hardware in RTL. Hardcaml is tightly integrated into our development environment, so you’ll also gain lots of exposure to the libraries and tools that are foundational to our internal systems. No previous knowledge of Hardcaml is required.
In this role, you’ll work on the ground-up design and implementation of new FPGA or ASIC applications, and help extend and refine the high-level design and testing tools that we use internally. Your day-to-day work will predominantly involve OCaml & Hardcaml, for both RTL design and testing/integration, but you can also expect to work with some Verilog and C. While you don’t need to have worked with OCaml specifically, a good background in typed programming languages is a plus.
If you’d like to learn more, you can read about our interview process, meet some of our newest hires, or check out our OCaml All The Way Down talk and Programmable Hardware podcast episode.
About You
We don’t expect you to have a background in OCaml, finance, or any other specific field - we’re looking for smart programmers who will approach hardware design with a software engineering mindset. We’re more interested in how you think and learn than what you currently know. You should be:
- Comfortable with a software programming language
- Experienced with a Hardware Description (or Construction) language (VHDL, Verilog, Chisel, Pymtl, or other), for both writing and testing hardware designs
- Experienced working with FPGA or ASIC vendor tools - Vivado or Quartus for FPGAs, Genus or Innovus for ASICs
- Experienced with building a working hardware project (either FPGA or ASIC) through an academic, professional, or personal project
- Interested in learning how to use FPGAs or ASICs in the context of networking
- A top-notch programmer with a love for technology
- Intellectually curious, collaborative, and eager to learn
- Humble and unafraid to ask questions and admit mistakes
- Fluent in English
If you're a recruiting agency and want to partner with us, please reach out to agency-partnerships@janestreet.com
How we rate this
Hardware Engineer (FPGA/ASIC) at Jane Street rates 46 out of 100 for how much of the daily work is AI. That makes it Uses AI (AI Level 2 of 4). The level is about AI in the job, not seniority.
Uses AI. An ordinary role that requires AI tools.
- ●●●● Builds AI80 to 100
- ●●●○ Works on AI60 to 79
- ●●○○ Uses AI40 to 59
- ●○○○ Little AI0 to 39
Levels come from how often the tools, models and workflows of the role are named in the posting itself. Open the description and count.
Get new AI jobs (Uses AI ●●○○ or higher) by email
One email a week with the new AI jobs (Uses AI ●●○○ or higher), each rated for how much AI is in the work. No recruiter spam, unsubscribe in one click.
Free. One email a week. Unsubscribe in one click.
Similar roles
Software Engineering roles that use AI, at other companies.
What kind of AI work fits you?
Answer 12 practical questions in about three minutes. Get a simple profile, the work it points to, and live roles to explore next.
Find my next step