MLA Design Verification Engineer I, Annapurna Labs

Amazon is hiring an MLA Design Verification Engineer I, Annapurna Labs in Austin, United States. It pays $116k a year and Level rates it ; you can apply on Amazon.

Level's read on this job

On Level's scale, this role is Builds AI ●●●●: the job is building AI systems.
The posting mentions System Verilog, UVM and C among its tools and skills.
Level classes it as a junior role.
Amazon has 20,000+ other open roles on Level.

AI in this role

Verify and validate machine learning hardware accelerators like AWS Inferentia at Annapurna Labs.

System VerilogUVMC

design-verificationhardware-testingtestbench-development

At Annapurna Labs we are at the forefront of hardware co-design not just in Amazon Web Services (AWS) but across the industry. The work we do is cutting-edge and internet-scale while also being deeply important to our customers. We design and build every component of our hardware and software to come together into products that our customers use for accelerated computing: either Machine Learning acceleration, or FPGA acceleration.

As a member of the Cloud-Scale Machine Learning Acceleration team, you will be responsible for the design and optimization of hardware in our data centers including technologies such as AWS Inferentia, which is a machine learning inference product designed to deliver high performance at low cost.

If you are interested in "building a complete product" from inception to delighted customers, Annapurna is a fantastic choice.

If this sounds exciting to you - come build the future with us!

Key job responsibilities
Some of your responsibilities will include verifying/validating that our hardware and software solutions achieve their desired functionality, developing and executing multi-faceted verification/validation plans, and measuring the teams progress towards our ambitious customer metrics.

A day in the life
0

Basic qualifications

- Currently has, or is in the process of obtaining, a Bachelor's degree or above in Electrical Engineering, Computer Engineering, or related fields
- 1+ years of design verification experience using System Verilog and UVM
- 1+ years of experience in testbench development including stimulus, checkers, assertions and coverage

Preferred qualifications

- Experience with C/C++ and Object-Oriented Programming
- Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The starting pay for this position is listed below. Starting Day 1 of employment, Amazon offers EAP, Mental Health Support, Medical Advice Line, 401(k) matching. Learn more about our benefits at https://hiring.amazon.com/why-amazon/benefits.

Austin, TX, USA - 116,100.00 USD Annually

How we rate this

MLA Design Verification Engineer I, Annapurna Labs at Amazon rates 85 out of 100 for how much of the daily work is AI. That makes it Builds AI (AI Level 4 of 4). The level is about AI in the job, not seniority.

Classification

Builds AI. The job is building AI systems.

●●●● Builds AI80 to 100
●●●○ Works on AI60 to 79
●●○○ Uses AI40 to 59
●○○○ Little AI0 to 39

Levels come from how often the tools, models and workflows of the role are named in the posting itself. Read the description and count the AI tools, models and workflows it names.

Key facts

MLA Design Verification Engineer I, Annapurna Labs is an open job at Amazon.
Level rates this role AI Level 4 of 4: Builds AI.
The listed salary is $116k a year.
The role is based in US, TX, Austin.
The job was posted on September 15, 2026.
Seniority: junior.
Applications are handled by Amazon. Apply on Amazon

Prepare for this job

Built from this posting and from similar jobs on Level.

Skills and AI tools this role asks for

Design VerificationHardware TestingTestbench DevelopmentSystem VerilogUVMC

Questions you could be asked

Tell me about a project where design verification was part of your work. What did you do?
Tell me about a project where hardware testing was part of your work. What did you do?
Tell me about a project where testbench development was part of your work. What did you do?
What's a project where you used System Verilog hands-on?
Walk me through how you've used UVM in your day-to-day work.

Adapt your resume

List these exact terms on your resume: Design Verification, Hardware Testing, Testbench Development, System Verilog, and UVM. An applicant tracking system matches the wording, not the idea.
Attach one line of real, concrete experience to at least one of them. A tool named with nothing behind it rarely survives a human read.
Lead with what you built, trained or shipped. This role is judged on the AI system itself, not the tools around it.

Get your CV reviewed before you apply

Send your CV and the role you want next. Your review arrives by email within 3 days.

Get a free CV review Check your resume with the ATS resume checker