Senior ASIC Design Engineer, GPU Core Pipeline IP
AI in this role
Design and implement control subsystems and RTL for next-generation GPU core pipeline IP.
NVIDIA is seeking a highly enthusiastic and motivated Design Engineer to design and implement the next generation of control subsystems for the world’s leading GPUs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.
At NVIDIA, our employees are passionate about parallel and visual computing. We are united in our quest to transform the way graphics are used to solve some of the most complex problems in computer science. The GPU started out as an engine for simulating human imagination, conjuring up the amazing virtual worlds of video games and Hollywood films. Today, NVIDIA’s GPU simulates human intelligence, running deep learning algorithms and acting as the brain of computers, robots, and self-driving cars that can perceive and understand the world. NVIDIA is increasingly known as “the AI computing company.”
What you'll be doing:
As a key member of our ASIC Design team, you will contribute to the design and implementation of graphics and compute features within an IP.
You will be responsible for the micro-architecture and RTL design of GPU ASICs, working closely with architecture, verification and physical design teams to deliver high-quality designs.
You will develop RTL using Verilog/SystemVerilog, collaborate on design specifications, and ensure that designs meet performance, power, area, and timing goals.
Work with HW architects and designers to make the right implementation choices.
Collaborate with verification engineers to ensure comprehensive validation and coverage of all implemented functionality.
You will be working with architects, verification engineers, and other members of your design teams to accomplish your tasks.
Participate in silicon bring-up, post-silicon debug, and performance analysis as needed.
What we need to see:
B.Tech./ M.Tech. with 5+ years of relevant experience.
Familiarity with Verilog, C++ and OOPs concepts.
Experience in RTL design and micro-architecture development at the unit or subsystem level.
Good understanding of digital design fundamentals, including synchronous design, timing, and clock/reset methodologies.
Good understanding of computer architecture concepts.
Strong technical fundamentals with superior analytical and problem-solving skills.
Knowledge of SystemVerilog and ASIC design methodologies is highly desirable.
Exposure to industry-standard design, simulation, and debug tools.
Ways to stand out from the crowd:
Prior experience in 3D graphics processing or processor design.
C/C++ programming language experience.
Experience in scripting and tool development using Perl and Python.
Excellent debugging skills.
Understanding of ASIC implementation flows including synthesis, timing closure, DFT, and physical design considerations.
Good interpersonal & communication skills and dream to work as a great teammate.
With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the most desirable employers in the world. We have some of the most brilliant and talented people in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you. We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.
#LI-Hybrid
How we rate this
Senior ASIC Design Engineer, GPU Core Pipeline IP at NVIDIA rates 0 out of 100 for how much of the daily work is AI. That makes it Little AI (AI Level 1 of 4). The level is about AI in the job, not seniority.
Little AI. AI is not part of the work.
- ●●●● Builds AI80 to 100
- ●●●○ Works on AI60 to 79
- ●●○○ Uses AI40 to 59
- ●○○○ Little AI0 to 39
Levels come from how often the tools, models and workflows of the role are named in the posting itself. Open the description and count.
Prepare for this job
A free preview built only from this posting: what it asks for, what you could be asked in an interview, and how to adjust your resume.
Skills and AI tools this role asks for
Questions you could be asked
- Tell me about a project where rtl design was part of your work. What did you do?
- Tell me about a project where micro architecture was part of your work. What did you do?
- Tell me about a project where asic was part of your work. What did you do?
- Tell me about a project where gpu architecture was part of your work. What did you do?
- Tell me about a project where digital design was part of your work. What did you do?
Adapt your resume
- List these exact terms on your resume: Rtl Design, Micro Architecture, Asic, GPU Architecture, and Digital Design. An applicant tracking system matches the wording, not the idea.
- Attach one line of real, concrete experience to at least one of them — a tool named with nothing behind it rarely survives a human read.
Want your resume actually rewritten for this job?
The free preview above is everything we have today. A full resume rewrite is not live yet and has no price set. Join the waitlist and we will email you if we open it.
Get new AI jobs by email
One email a week with the new AI jobs, each rated for how much AI is in the work. No recruiter spam, unsubscribe in one click.
Free. One email a week. Unsubscribe in one click.
Similar roles
Software Engineering roles that involve little AI, at other companies.
What kind of AI work fits you?
Answer 12 practical questions in about three minutes. Get a simple profile, the work it points to, and live roles to explore next.
Find my next step