Senior ASIC Power Management Micro Architect, Chip Design
NVIDIA is hiring a Senior ASIC Power Management Micro Architect, Chip Design. Level rates it ; you can apply on NVIDIA.
Level's read on this job
- On Level's scale, this role is Little AI ●○○○: aI is not part of the work.
- Tools and skills the posting cites include rtl design, micro architecture and asic.
- Level classifies it as a senior role.
- Level lists 2,700+ other open roles at NVIDIA.
AI in this role
Own front-end micro-architecture and RTL design of power management IP blocks from definition to silicon.
NVIDIA is the engine of modern AI and accelerated computing, and power efficiency sits at the heart of everything we build. We are looking for a Senior ASIC Design Engineer to join our Chip Design team and take ownership of Power Management IP — from micro-architecture definition all the way through to post-silicon enablement. You will be a key player in developing and enabling new technologies that scale across NVIDIA's product lines. If you are passionate about front-end micro-architecture and design and want to see your blocks come to life in silicon, we want to hear from you!
What you'll be doing:
Owning the front-end micro-architecture and design of Power Management IP ASIC blocks, from the IP definition phase through the full design cycle and into post-silicon bring-up and enablement.
Serving as a key player in the development and enablement of new power management technologies across NVIDIA's product lines.
Delivering high-quality, synthesizable RTL as part of the IP Chip Design team.
Partnering closely with architecture, verification, physical design, and validation teams to drive successful tape-out and silicon bring-up.
Leading post-silicon debug, characterization, and enablement activities to bring your blocks from concept to working silicon.
What we need to see:
BSc or MSc in Electrical Engineering, Computer Engineering, or a related field (or equivalent experience).
12+ years of hands-on RTL design experience.
Proven experience bringing a block from the development phase all the way through to post-silicon bring-up and enablement.
Strong background in front-end ASIC micro-architecture and design.
Solid command of the full IP/ASIC design flow, from definition through post-silicon.
A collaborative mindset and the drive to be a key contributor within a world-class design team.
Ways to stand out from the crowd:
Hands-on experience with Power Management IP.
A track record of contributing to new technology development and enablement.
Deep post-silicon validation and debug expertise.
Familiarity with low-power design techniques and methodologies.
NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you!
NVIDIA is committed to fostering a diverse work environment and is proud to be an equal opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, disability, or any other characteristic protected by law.
How we rate this
Senior ASIC Power Management Micro Architect, Chip Design at NVIDIA rates 15 out of 100 for how much of the daily work is AI. That makes it Little AI (AI Level 1 of 4). The level is about AI in the job, not seniority.
Little AI. AI is not part of the work.
- ●●●● Builds AI80 to 100
- ●●●○ Works on AI60 to 79
- ●●○○ Uses AI40 to 59
- ●○○○ Little AI0 to 39
Levels come from how often the tools, models and workflows of the role are named in the posting itself. Read the description and count the AI tools, models and workflows it names.
Prepare for this job
Built from this posting and from similar jobs on Level.
Skills and AI tools this role asks for
Questions you could be asked
- Tell me about a project where rtl design was part of your work. What did you do?
- Tell me about a project where micro architecture was part of your work. What did you do?
- Tell me about a project where asic was part of your work. What did you do?
- Tell me about a project where power management was part of your work. What did you do?
Adapt your resume
- List these exact terms on your resume: Rtl Design, Micro Architecture, Asic, and Power Management. An applicant tracking system matches the wording, not the idea.
- Attach one line of real, concrete experience to at least one of them. A tool named with nothing behind it rarely survives a human read.
Want an expert to read your CV for this job?
Free. Send your CV and the role you want next. You get your review by email within 24 hours.
Get new software engineering jobs by email
One email a week with the new software engineering jobs, each rated for how much AI is in the work. No recruiter spam, unsubscribe in one click.
Free. One email a week. Unsubscribe in one click.
Similar roles
Software Engineering roles that involve little AI, at other companies.
What kind of AI work fits you?
Answer 12 practical questions in about three minutes. Get a simple profile, the work it points to, and live roles to explore next.
Find my next step