Senior Manager , Analog IP Design , Analog IP Design

Amazon is hiring a Senior Manager , Analog IP Design , Analog IP Design in Haifa, Israel. Level rates it ; you can apply on Amazon.

Level's read on this job

Level rates this role Little AI ●○○○: aI is not part of the work.
The posting mentions Eda Tools, analog mixed signal design and cmos among its tools and skills.
Level classes it as an executive role.
Amazon has 22,000+ other open roles on Level.
Posted within the past week.

AI in this role

Build and lead an analog IP design team developing custom silicon products for cloud infrastructure and accelerators.

eda-tools

analog-mixed-signal-designcmossilicon-validationip-architectureleadership

Annapurna Labs, an Amazon company, is seeking an exceptional an exceptional leader to build and lead our next-generation internal Analog IP design team. This is a unique opportunity to create a world-class analog design center from the ground up, developing the critical IP blocks that power all of our custom silicon products, including Graviton (server CPUs), Nitro (networking/security accelerators) and Trainium (machine learning accelerators).

At Annapurna Labs, we think big in both scale and scope. We are building internal capabilities for cutting-edge analog IP that will define the next era of cloud infrastructure silicon. This role is an opportunity to shape the analog IP strategy across all our products and lead the team that delivers it.

Key job responsibilities
Build the team: Recruit, hire, and develop a world-class analog/mixed-signal design team from the ground up. Define the org structure, roles, and growth path.

Define the IP strategy: Own the analog IP roadmap across all Annapurna Labs products. Evaluate build vs. buy decisions and drive internal capability development.

Drive execution: Lead the full design cycle from architecture through silicon validation — spec, schematic, layout, simulation, tapeout, and bring-up.

Collaborate cross-functionally: Partner with SoC architecture, digital design, physical design, DFT, packaging, and system teams to integrate analog IP seamlessly.

Set technical direction: Define design methodologies, flows, and best practices. Evaluate and select EDA tools, PDKs, and foundry processes.

Innovate at scale: Develop IP that is reusable, portable across process nodes, and designed to meet the performance, power, and area (PPA) needs of multiple products simultaneously.

About the team
Why Annapurna Labs

Annapurna Labs designs the silicon that powers AWS — the world’s largest cloud platform. Our chips (Graviton, Nitro, Trainium, Inferentia) serve millions of customers globally. You will:

Work at the intersection of analog design and hyperscale cloud infrastructure

Build a team and IP portfolio that directly impacts AWS’s competitive edge

Have access to leading-edge process nodes and world-class foundry partnerships

Collaborate with top-tier silicon architects, system designers, and software engineers

See your designs deployed at unprecedented scale — millions of instances worldwide

Basic qualifications

- B.Sc. in Electrical Engineering.
- 10+ years of hands-on analog/mixed-signal design experience in advanced CMOS nodes (7nm and below)
- 5+ years of proven engineering management experience, including building and scaling teams
- Deep expertise in one or more: high-speed SerDes/PHY, PLL/DLL, data converters, LDOs/power management, or I/O interfaces
- Track record of successful tapeouts and silicon bring-up in volume production
- Experience with design methodologies for IP portability and reuse across multiple process nodes
- Strong understanding of semiconductor physics, device modeling, and process technology

Preferred qualifications

- Experience with die-to-die interfaces (UCIe, HBI) or advanced packaging (2.5D/3D)
- Experience with integrated voltage regulators (IVR) for high-performance compute
- Experience leading analog IP development in a hyperscaler or large semiconductor company
- Familiarity with GPIO design for multi-standard (LPDDR, PCIe, ETH) compatibility
- Background in developing reusable IP platforms with configurable/parameterized architectures
- Experience in cloud/data center silicon or high-performance computing
- Strong publication record or patents in analog IC design

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

How we rate this

Senior Manager , Analog IP Design , Analog IP Design at Amazon rates 25 out of 100 for how much of the daily work is AI. That makes it Little AI (AI Level 1 of 4). The level is about AI in the job, not seniority.

Classification

Little AI. AI is not part of the work.

●●●● Builds AI80 to 100
●●●○ Works on AI60 to 79
●●○○ Uses AI40 to 59
●○○○ Little AI0 to 39

Levels come from how often the tools, models and workflows of the role are named in the posting itself. Read the description and count the AI tools, models and workflows it names.

Key facts

Senior Manager , Analog IP Design , Analog IP Design is an open job at Amazon.
Level rates this role AI Level 1 of 4: Little AI.
The role is based in IL, Haifa.
The job was posted on October 18, 2026.
Seniority: executive.
Applications are handled by Amazon. Apply on Amazon

Prepare for this job

Built from this posting and from similar jobs on Level.

Skills and AI tools this role asks for

Analog Mixed Signal DesignCmosSilicon ValidationIp ArchitectureLeadershipEda Tools

Questions you could be asked

Tell me about a project where analog mixed signal design was part of your work. What did you do?
Tell me about a project where cmos was part of your work. What did you do?
Tell me about a project where silicon validation was part of your work. What did you do?
Tell me about a project where ip architecture was part of your work. What did you do?
Tell me about a project where leadership was part of your work. What did you do?

Adapt your resume

List these exact terms on your resume: Analog Mixed Signal Design, Cmos, Silicon Validation, Ip Architecture, and Leadership. An applicant tracking system matches the wording, not the idea.
Attach one line of real, concrete experience to at least one of them. A tool named with nothing behind it rarely survives a human read.

Want an expert to read your CV for this job?

Free. Send your CV and the role you want next. We reply by email within 2 to 4 business days.

Get a free CV review Check your resume with the ATS resume checker