NVIDIAASIC Design and STA Engineer
NVIDIA is hiring an ASIC Design and STA Engineer in Bengaluru, India. Level rates it ; you can apply on NVIDIA.
Level's read on this job
- Little AI ●○○○ is how Level rates this role: aI is not part of the work.
- The posting mentions Synopsys, Cadence and Primetime among its tools and skills.
- Level classes it as a mid-level role.
- NVIDIA has 1,800+ other open roles on Level.
AI in this role
Develop high-speed communication devices and perform static timing analysis for AI hardware platforms.
NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scalable and massively parallel computation horsepower that NVIDIA GPUs excel. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life’s work , to amplify human creativity and intelligence. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join our diverse team and see how you can make a lasting impact on the world!
NVIDIA is looking for a best-in-class ASIC STA Engineer to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency for today's AI platforms! Come and take a part in designing our groundbreaking large scale and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.
What you will be doing:
Be in charge of full chip and/or chiplet level STA convergence from early stages to signoff.
Take part in top level floor plan and clock planning.
Optimize, together with CAD signoff flows and methodologies.
Digital Partitions' and analog IPs' timing integration, giving feedback to PD/RTL and driving convergence.
Work closely with logic design and DFT engineers to define and implement constraints for the various work modes, including their optimization for runtime and efficiency.
What we need to see:
B.SC./ M.SC. in Electrical Engineering/Computer Engineering.
3+ years of experience in physical design and STA
Proven experience in RTL2GDS and STA design and convergence
Familiarity with physical design EDA tools (such as Synopsys, Cadence, etc.)
Hands on STA experience from early stages to signoff using Synopsis Primetime. Deep knowledge in timing concepts required.
Great teammate.
NVIDIA has some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry!
#LI-Hybrid
How we rate this
ASIC Design and STA Engineer at NVIDIA rates 20 out of 100 for how much of the daily work is AI. That makes it Little AI (AI Level 1 of 4). The level is about AI in the job, not seniority.
Little AI. AI is not part of the work.
- ●●●● Builds AI80 to 100
- ●●●○ Works on AI60 to 79
- ●●○○ Uses AI40 to 59
- ●○○○ Little AI0 to 39
Levels come from how often the tools, models and workflows of the role are named in the posting itself. Read the description and count the AI tools, models and workflows it names.
Prepare for this job
Built from this posting and from similar jobs on Level.
Skills and AI tools this role asks for
Questions you could be asked
- Tell me about a project where asic design was part of your work. What did you do?
- Tell me about a project where sta was part of your work. What did you do?
- Tell me about a project where rtl2gds was part of your work. What did you do?
- Tell me about a project where timing analysis was part of your work. What did you do?
- Walk me through how you've used Synopsys in your day-to-day work.
Adapt your resume
- List these exact terms on your resume: Asic Design, Sta, Rtl2gds, Timing Analysis, and Synopsys. An applicant tracking system matches the wording, not the idea.
- Attach one line of real, concrete experience to at least one of them. A tool named with nothing behind it rarely survives a human read.
Want an expert to read your CV for this job?
Free. Send your CV and the role you want next. You get your review by email within 24 hours.
Get new software engineering jobs by email
One email a week with the new software engineering jobs, each rated for how much AI is in the work. No recruiter spam, unsubscribe in one click.
Free. One email a week. Unsubscribe in one click.
Similar roles
Software Engineering roles that involve little AI, at other companies.
What kind of AI work fits you?
Answer 12 practical questions in about three minutes. Get a simple profile, the work it points to, and live roles to explore next.
Find my next step