Verification Engineer

IMC is hiring a Verification Engineer in Chicago, United States. It pays $175k-$225k a year and Level rates it ; you can apply on IMC.

Level's read on this job

Level rates this role Little AI ●○○○: aI is not part of the work.
Tools and skills the posting cites include UVM, SystemVerilog and Verilog.
Level classifies it as a mid-level role.
Level lists 156 other open roles at IMC.

AI in this role

Verify complex hardware designs using UVM, SystemVerilog, and C++ within a proprietary trading technology environment.

UVMSystemVerilogVerilogCEda Tools

hardware-verificationtestbench-developmentregression-testingrtl-validation

As a Verification Engineer at IMC, you will be part of the R&D team. You’ll have the opportunity to work on novel solutions to accelerate trading decisions to the technological limit. In addition, you’ll work on forward looking solutions that anticipate future requirements.

Your Core Responsibilities:

Work in a small and globally distributed team that takes responsibility for the complete solution
Collaborate closely with RTL and SW team to validate complex systems
Automate verification flow for fast turn-around time to enable rapid development
Use a variety available tools and methods to drive for successful end results

Your Skills and Experience:

Bachelors in Electrical Engineering, Computer Engineering, or related technical field
3+ years of experience verifying complex hardware designs using UVM
Experience working with industry standard 3rd party EDA tools
Experience with regression test automation and tracking
Ability to develop system and block level testbenches
Understanding of metrics based verification, tracking and reporting coverage to drive to closure
Experience in SystemVerilog/Verilog, and C++
Experience with scripting languages
Ability to work in a Linux environment

The Base Salary range for the role is included below. Base salary is only one component of total compensation; all full-time, permanent positions are eligible for a discretionary bonus and benefits, including paid leave and insurance. Please visit Benefits - US | IMC Trading for more comprehensive information.

Salary Range$175,000—$225,000 USD

About Us

IMC is a research-driven trading firm where quantitative modeling, machine learning, and engineering shape how modern markets are traded. A stabilizing force in markets since 1989, we provide liquidity across trading venues, delivering the best outcome in value and risk management to investors. Using our own technology and capital, we build proprietary systems and algorithms that operate across global markets. Our researchers, traders, and engineers work as a collective, combining rapid experimentation, advanced infrastructure, and real-time feedback to turn insight into execution and execution into advantage.

How we rate this

Verification Engineer at IMC rates 0 out of 100 for how much of the daily work is AI. That makes it Little AI (AI Level 1 of 4). The level is about AI in the job, not seniority.

Classification

Little AI. AI is not part of the work.

●●●● Builds AI80 to 100
●●●○ Works on AI60 to 79
●●○○ Uses AI40 to 59
●○○○ Little AI0 to 39

Levels come from how often the tools, models and workflows of the role are named in the posting itself. Read the description and count the AI tools, models and workflows it names.

Key facts

Verification Engineer is an open job at IMC.
Level rates this role AI Level 1 of 4: Little AI.
The listed salary is $175k-$225k a year.
The role is based in Chicago, United States.
The job was posted on September 25, 2026.
Seniority: mid.
Applications are handled by IMC. Apply on IMC

Prepare for this job

Built from this posting and from similar jobs on Level.

Skills and AI tools this role asks for

Hardware VerificationTestbench DevelopmentRegression TestingRtl ValidationUVMSystemVerilogVerilogC

Questions you could be asked

Tell me about a project where hardware verification was part of your work. What did you do?
Tell me about a project where testbench development was part of your work. What did you do?
Tell me about a project where regression testing was part of your work. What did you do?
Tell me about a project where rtl validation was part of your work. What did you do?
Walk me through how you've used UVM in your day-to-day work.

Adapt your resume

List these exact terms on your resume: Hardware Verification, Testbench Development, Regression Testing, Rtl Validation, and UVM. An applicant tracking system matches the wording, not the idea.
Attach one line of real, concrete experience to at least one of them. A tool named with nothing behind it rarely survives a human read.

Get your CV reviewed before you apply

Send your CV and the role you want next. Your review arrives by email within 3 days.

Get a free CV review Check your resume with the ATS resume checker