ASIC Design Engineer | Exp 8+ Years

Cisco is hiring an ASIC Design Engineer | Exp 8+ Years in Bengaluru, India. Level rates it ; you can apply on Cisco.

Level's read on this job

On Level's scale, this role is Little AI ●○○○: aI is not part of the work.
The posting mentions Verilog, SystemVerilog and Vcs among its tools and skills.
Level classes it as a senior role.
Cisco has 1,400+ other open roles on Level.

AI in this role

Design and implement complex high-performance ASICs for enterprise and service provider networking solutions.

VerilogSystemVerilogVcsSpyglassCPerlVeloce

asic-designrtl-designtiming-analysislow-power-optimizationsoc

Meet the TeamCome join us and be part of the Cisco SiliconOne team and take part in crafting Cisco's groundbreaking Enterprise and Service Provider solutions by crafting some of the most complex chips being developed in the industry with the opportunity to get full exposure to all aspects of the systems and applications we build (Silicon, Hardware, Software, telemetry, security, etc). Our group offers a rare combination of a startup culture with the benefits of working for the top tier networking company in the world! Your ImpactCisco SiliconOne team is looking for an expert and talented ASIC Engineer. You will have an ASIC design background with hands-on experience in RTL design with in-depth knowledge of ASIC/SoC development cycle, the best industry practices, from specification through tape-out and lab validation, and a proven track record of success in high-performance/high-volume products.

Architectural work: in-depth understanding of the architecture, and identification of problems and solutions.
All aspects of implementation: specification, design, timing-analysis, power-optimization, flow automation, optimization of the logic for low power and area; highlighting issues and standard methodologies for power and area optimization.
Document and improve standard methodologies to make product successful.

Minimum Qualifications

BS/MS and 7+/5+ years respectively of hands-on experience in large-scale, high-performance ASIC.
Implementation specification creation.
RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification)
Experienced in system debug and SW/HW bring-up, system validation of silicon towards FCS.
Gate-level understanding of RTL and Synthesis
Programming/scripting skills (C, C++, Perl)
Hardware Emulation Platforms and tools (such as EVE, Veloce)
Good written/verbal interpersonal skills and leadership skills.

Preferred Qualification

Worked in block design of high-scale, high-performance ASICs.
Planning overall block design strategy from the requirements.
Exposure to complex debugs and system level integration aspects
Valid experience in implementation: specification, RTL design, lint, cdc, timing analysis, formal verification, system testing.
Valid experience in flow automation (scripting, Makefiles, etc).
Working with senior resources in the team on architectural and design strategies.
Good interpersonal skills, and ability to accurately describe issues/improvements.
Excellent communication skills both verbal and written

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

How we rate this

ASIC Design Engineer | Exp 8+ Years at Cisco rates 0 out of 100 for how much of the daily work is AI. That makes it Little AI (AI Level 1 of 4). The level is about AI in the job, not seniority.

Classification

Little AI. AI is not part of the work.

●●●● Builds AI80 to 100
●●●○ Works on AI60 to 79
●●○○ Uses AI40 to 59
●○○○ Little AI0 to 39

Levels come from how often the tools, models and workflows of the role are named in the posting itself. Read the description and count the AI tools, models and workflows it names.

Key facts

ASIC Design Engineer | Exp 8+ Years is an open job at Cisco.
Level rates this role AI Level 1 of 4: Little AI.
The role is based in Bangalore, India.
The job was posted on April 21, 2026.
Seniority: senior.
Applications are handled by Cisco. Apply on Cisco

Prepare for this job

Built from this posting and from similar jobs on Level.

Skills and AI tools this role asks for

Asic DesignRtl DesignTiming AnalysisLow Power OptimizationSocVerilogSystemVerilogVcs

Questions you could be asked

Tell me about a project where asic design was part of your work. What did you do?
Tell me about a project where rtl design was part of your work. What did you do?
Tell me about a project where timing analysis was part of your work. What did you do?
Tell me about a project where low power optimization was part of your work. What did you do?
Tell me about a project where soc was part of your work. What did you do?

Adapt your resume

List these exact terms on your resume: Asic Design, Rtl Design, Timing Analysis, Low Power Optimization, and Soc. An applicant tracking system matches the wording, not the idea.
Attach one line of real, concrete experience to at least one of them. A tool named with nothing behind it rarely survives a human read.

Get your CV reviewed before you apply

Send your CV and the role you want next. Your review arrives by email within 3 days.

Get a free CV review Check your resume with the ATS resume checker