Module Development Engineer (Ph.D.) - Intel Foundry
Intel is hiring a Module Development Engineer (Ph.D.) - Intel Foundry. It pays $134k-$189k a year and Level rates it ; you can apply on Intel.
Level's read on this job
- On Level's scale, this role is Little AI ●○○○: aI is not part of the work.
- Tools and skills the posting cites include semiconductor fabrication, statistical modeling and design of experiments.
- Level classifies it as a mid-level role.
- Level lists 842 other open roles at Intel.
AI in this role
Drive the development, optimization, and manufacturing transfer of advanced semiconductor process technologies.
Job Description:
About the Role
Intel Logic Technology Development (LTD) designs and scales the advanced semiconductor process technologies that power future generations of Intel architecture.
As a Module Development Engineer, you will drive the development, optimization, characterization, and high-volume manufacturing (HVM) transfer of leading-edge semiconductor processes.
- Patterning & Removal: Lithography, Overlay, Wet Etch, Dry/Plasma Etch, Chemical Mechanical Planarization (CMP).
- Thin Films & Doping: Epitaxy (EPI), Thin-Film Deposition (ALD/CVD/PVD), Diffusion, Ion Implantation, Metals/Metallization, Dielectrics.
- Metrology, Yield & Integration: In-line Metrology, FEOL/BEOL Process Integration, Defect Reduction, Yield Analysis, Electrical Characterization.
Key Responsibilities ("What You Will Do")
- Process & Hardware Engineering: Design, execute, and optimize experimental runs to advance semiconductor processes, equipment hardware, and new material capabilities.
- Process Control & Data Analytics: Apply statistical modeling, Design of Experiments (DOE), and control systems (SPC, APC, Run-to-Run) to reduce variability, mitigate defects, and drive yield enhancement.
- Cross-Functional & Vendor Collaboration: Partner with external tool/material suppliers and internal integration teams to co-develop cutting-edge equipment and process methodologies.
- HVM Technology Transfer: Resolve equipment, process, and yield excursion root causes to ensure smooth, robust technology transfer from development into high-volume manufacturing.
- Documentation & Technical Reporting: Document experimental findings, operating procedures, and technical recommendations through engineering reports and presentations.
Qualifications:
Candidates must meet the following criteria (relevant experience may be gained through academic coursework, laboratory research, thesis work, internships, post doc, or publications):
Minimum Qualifications
- Education: Ph.D. in Electrical Engineering, Chemical Engineering, Materials Science & Engineering, Physics, Mechanical, Chemistry, or a related STEM field (expected completion prior to start date).
- Hands-on Experience: 6+ months of experience with semiconductor fabrication, process development, device research, materials research, or related semiconductor technology, including one or more of the following: lithography (Litho)/overlay, epitaxy (EPI), wet etch, dry etch, thin-film deposition, diffusion, ion implantation, CMP/planarization, metals/metallization, dielectrics, metrology, process integration, yield, or electrical characterization.
Preferred Qualifications
- Environment & Tooling: 6+ months in a cleanroom or semiconductor research lab working directly with fabrication or analytical instrumentation (e.g., ALD, CVD, PVD, plasma etch, CD-SEM, TEM, AFM, spectroscopic ellipsometry).
- Data Science & Automation: 6+ months utilizing statistical methodologies (DOE, SPC) and engineering software/scripting languages (Python, MATLAB, JMP, C#, or equivalents) for data analysis and automation.
- Device Physics & Integration: Academic or research specialization in transistor architecture, advanced semiconductor materials, or FEOL/BEOL process integration.
- Technical Dissemination: Proven track record of presenting technical findings through dissertations, peer-reviewed publications, conference proceedings, patents, or white papers.
By applying to this posting your resume and profile will become visible to Intel Recruiters and will allow them to consider you for current and future job openings aligned with the skills and positions mentioned above.
Job Type:
Shift:
Shift 1 (United States of America)Primary Location:
US, Oregon, HillsboroAdditional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust
N/ABenefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $133,800.00-188,890.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
*Job posting details (such as work model, location or time type) are subject to change.
*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.How we rate this
Module Development Engineer (Ph.D.) - Intel Foundry at Intel rates 0 out of 100 for how much of the daily work is AI. That makes it Little AI (AI Level 1 of 4). The level is about AI in the job, not seniority.
Little AI. AI is not part of the work.
- ●●●● Builds AI80 to 100
- ●●●○ Works on AI60 to 79
- ●●○○ Uses AI40 to 59
- ●○○○ Little AI0 to 39
Levels come from how often the tools, models and workflows of the role are named in the posting itself. Read the description and count the AI tools, models and workflows it names.
Prepare for this job
Built from this posting and from similar jobs on Level.
Skills and AI tools this role asks for
Questions you could be asked
- Tell me about a project where semiconductor fabrication was part of your work. What did you do?
- Tell me about a project where statistical modeling was part of your work. What did you do?
- Tell me about a project where design of experiments was part of your work. What did you do?
- Tell me about a project where process integration was part of your work. What did you do?
- Tell me about a project where metrology was part of your work. What did you do?
Adapt your resume
- List these exact terms on your resume: Semiconductor Fabrication, Statistical Modeling, Design Of Experiments, Process Integration, and Metrology. An applicant tracking system matches the wording, not the idea.
- Attach one line of real, concrete experience to at least one of them. A tool named with nothing behind it rarely survives a human read.
Get your CV reviewed before you apply
Send your CV and the role you want next. Your review arrives by email within 3 days.
Get new software engineering jobs by email
One email a week, each job rated for how much AI is in the work. No recruiter spam, unsubscribe in one click.
Free.
Similar roles
Software Engineering roles that involve little AI, at other companies.
What kind of AI work fits you?
Answer 12 practical questions in about three minutes. Get a simple profile, the work it points to, and live roles to explore next.
Find my next step