Silicon Design Verification Engineer

Intel is hiring a Silicon Design Verification Engineer in Bengaluru, India. Level rates it ; you can apply on Intel.

Level's read on this job

On Level's scale, this role is Little AI ●○○○: aI is not part of the work.
Tools and skills the posting cites include Verilog, SystemVerilog and Ovm.
Level classifies it as a senior role.
Level lists 805 other open roles at Intel.
The role was posted within the past week.

AI in this role

Silicon design verification engineer needed to validate complex client SOC architectures using Verilog and SystemVerilog.

verilogsystemverilogovmuvmlinux

silicon-designverificationsocrtldebugging

Job Details:

Job Description:

Come join Intel's Devices Development Group, responsible for creating leading Client SOCs. We envision the future of computing and design for the next generation of laptop and desktop computers. We are looking for a ready to research, design, develop, and test Intel designs as we reimagine how to build SOCs at Intel and in the semiconductor industry. Our bold purpose as a company is to 'create world-changing technology that enriches the lives of every person on earth' and this role is instrumental in furthering our mission to shape the future of technology.

Responsibilities may include but not be limited to:

- Validation of an IP or feature, either directly or at the system level
- Creating plans and tests for validating portions of a complex microarchitecture using written specs, RTL code and other tests as a guide
- Learning the architecture and microarchitecture by debugging failures to the root cause
- Developing and utilizing various debug and validation tools and/or methodologies to implement validation plans with the goal being to ensure a solid design
- Participating in the debug of failures on silicon and developing new testing strategies to detect these failures on RTL models
- Engaging with IP providers and customers to define, develop and deliver necessary infrastructure and address issues found during execution
- Developing tools and methods to streamline IP development and SOC integration to deliver highest quality in shortest time possible
- Developing debugging tools and software
- Validation of a Power Management IP or feature, either directly or at the system level

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

- Must have either a BS + 4 years' experience or MS + 3 years' experience in Computer Science, Computer Engineering or Electrical Engineering
- Minimum 3 years' experience with reading and interpreting technical specs and Register Transfer Level (RTL) code
- Minimum 3 years' experience working on IP or SoC development, verification, or integration using Verilog/SystemVerilog/OVM/UVM
- Minimum 3 years' experience with writing validation plans and software to implement those validation plans
- Minimum 1 year experience with UNIX or Linux

- Knowledge on Power Aware verification

- Knowledge on clock gating and power gating

Preferred Qualifications:

- Minimum 1 year experience with computer architecture
- Minimum 1 year experience with IA-32 assembly and/or Verilog programming experience
- Minimum 2 years' experience with validation or testing experience, especially in a silicon design team
-Minimum 3 years' experience working on Power Management IP, PM Firmware, or PM SoC development, verification, or integration using Verilog/SystemVerilog/OVM/UVM

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location:

India, Bangalore

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

How we rate this

Silicon Design Verification Engineer at Intel rates 10 out of 100 for how much of the daily work is AI. That makes it Little AI (AI Level 1 of 4). The level is about AI in the job, not seniority.

Classification

Little AI. AI is not part of the work.

●●●● Builds AI80 to 100
●●●○ Works on AI60 to 79
●●○○ Uses AI40 to 59
●○○○ Little AI0 to 39

Levels come from how often the tools, models and workflows of the role are named in the posting itself. Read the description and count the AI tools, models and workflows it names.

Key facts

Silicon Design Verification Engineer is an open job at Intel.
Level rates this role AI Level 1 of 4: Little AI.
The role is based in India, Bangalore.
The job was posted on October 26, 2026.
Seniority: senior.
Applications are handled by Intel. Apply on Intel

Prepare for this job

Built from this posting and from similar jobs on Level.

Skills and AI tools this role asks for

Silicon DesignVerificationSocRtlDebuggingVerilogSystemVerilogOvm

Questions you could be asked

Tell me about a project where silicon design was part of your work. What did you do?
Tell me about a project where verification was part of your work. What did you do?
Tell me about a project where soc was part of your work. What did you do?
Tell me about a project where rtl was part of your work. What did you do?
Tell me about a project where debugging was part of your work. What did you do?

Adapt your resume

List these exact terms on your resume: Silicon Design, Verification, Soc, Rtl, and Debugging. An applicant tracking system matches the wording, not the idea.
Attach one line of real, concrete experience to at least one of them. A tool named with nothing behind it rarely survives a human read.

Want an expert to read your CV for this job?

Free. Send your CV and the role you want next. You get your review by email within 24 hours.

Get a free CV review Get your CV rewritten Check your resume with the ATS resume checker