Skip to content

NVIDIA

IP Manager, Design and Verification - Networking

NVIDIA is hiring an IP Manager, Design and Verification - Networking in Bengaluru, India. Level rates it ; you can apply on NVIDIA.

Level's read on this job

  • Little AI ●○○○ is how Level rates this role: aI is not part of the work.
  • The posting mentions Verilog, System Verilog and asic design among its tools and skills.
  • Level classes it as a lead role.
  • NVIDIA has 2,700+ other open roles on Level.
  • Posted within the past week.

AI in this role

IP Manager to lead a cluster of hardware design and verification teams for SmartNIC and DPU products.

VerilogSystem Verilog
asic-designsoc-verificationip-managementrtlhardware-design

We are looking for an IP Manager to join NVIDIA’s Networking front-end design team! In this role, you will lead and manage a cluster of IP teams responsible for both design and design verification (DV) of complex hardware IP blocks across NVIDIA’s next-generation SmartNIC and DPU products. You will own the end-to-end delivery of IPs — from micro-architecture definition and RTL implementation through functional verification, lint/CDC/RDC closure, synthesis, and silicon readiness.


We are looking for someone who thrives on building high-performing teams, driving IP execution across multiple parallel projects, and partnering with architecture, SoC integration, physical design, software, and program management teams to deliver world-class silicon.


What You’ll Be Doing:

  • Lead, mentor, and grow a team of design and verification engineers across a cluster of IP blocks. You will define team structure, hiring plans, and career development paths to build a strong, scalable organization.
  • Own the end-to-end execution of IP delivery — micro-architecture, RTL design, functional verification, coverage closure, assertions, formal verification, and synthesis handoff. You will set quality bars, review schedules, and drive milestone adherence across your IP cluster.
  • Define and drive verification strategies, test plans, coverage goals, and sign-off criteria for your IPs. Your team will develop UVM-based constrained-random and directed test environments, achieve functional and code coverage targets, and ensure robust regression infrastructure.
  • Partner with architecture, SoC integration, physical design, DFT, firmware, and software teams to resolve cross-functional dependencies, close interface specifications, and ensure seamless IP integration. We will look to you to identify risks early, drive trade-off decisions, and align technical priorities across stakeholders.
  • Establish and improve design and verification methodologies, best practices, reuse strategies, and automation flows to increase team productivity and IP quality across tape-outs.

What We Need To See:

  • B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, or equivalent experience.
  • 10+ years of experience in ASIC/SoC design or verification, including 2+ years in a people management or technical leadership role managing multi-engineer teams.
  • Strong understanding of digital design fundamentals — RTL coding (Verilog/SystemVerilog), micro-architecture, timing, clocking, reset, power management, and synthesis constraints.
  • Strong understanding of verification methodologies — e-specman/UVM, constrained-random verification, coverage-driven verification, assertions (SVA), and formal verification techniques.
  • Experience managing IP delivery across the full lifecycle — specification, design, verification, synthesis handoff, and post-silicon support.
  • Demonstrated ability to manage multiple IPs or projects in parallel, balancing resources, schedules, and quality trade-offs.
  • Experience with EDA tools for simulation, lint, CDC, RDC, synthesis, and debug.
  • Ability to communicate technical status, risks, and trade-offs clearly to engineering leadership and cross-functional partners.

Ways To Stand Out from the Crowd:

  • Experience with high-speed interfaces such as PCIe, NVLink, HBM, DDR, or high-speed SerDes IP blocks.
  • Experience building or scaling verification infrastructure — regression frameworks, coverage automation, CI/CD pipelines for hardware, or emulation/FPGA prototyping flows.
  • Hands-on experience with scripting and automation using Python, Perl, TCL, or shell scripting to improve team workflows.
  • Background in GPU, networking, or AI/HPC-related IP domains is a strong plus.

We support our people with competitive compensation, health and wellness programs, financial benefits, time away from work, family support, learning opportunities, and resources that help employees do their best work. Benefits may vary by location, role, and eligibility. NVIDIA is an equal opportunity employer. We are committed to creating an inclusive environment for all employees and applicants. We consider qualified applicants without regard to race, color, religion, gender, gender identity or expression, sexual orientation, national origin, disability, age, veteran status, or other protected status. We provide reasonable accommodations for applicants and employees with disabilities. If you need support during the application or interview process, please let our recruiting team know.

How we rate this

IP Manager, Design and Verification - Networking at NVIDIA rates 0 out of 100 for how much of the daily work is AI. That makes it Little AI (AI Level 1 of 4). The level is about AI in the job, not seniority.

Classification

Little AI. AI is not part of the work.

  1. ●●●● Builds AI80 to 100
  2. ●●●○ Works on AI60 to 79
  3. ●●○○ Uses AI40 to 59
  4. ●○○○ Little AI0 to 39

Levels come from how often the tools, models and workflows of the role are named in the posting itself. Read the description and count the AI tools, models and workflows it names.

Prepare for this job

Built from this posting and from similar jobs on Level.

Skills and AI tools this role asks for

Asic DesignSoc VerificationIp ManagementRtlHardware DesignVerilogSystem Verilog

Questions you could be asked

  1. Tell me about a project where asic design was part of your work. What did you do?
  2. Tell me about a project where soc verification was part of your work. What did you do?
  3. Tell me about a project where ip management was part of your work. What did you do?
  4. Tell me about a project where rtl was part of your work. What did you do?
  5. Tell me about a project where hardware design was part of your work. What did you do?

Adapt your resume

  • List these exact terms on your resume: Asic Design, Soc Verification, Ip Management, Rtl, and Hardware Design. An applicant tracking system matches the wording, not the idea.
  • Attach one line of real, concrete experience to at least one of them. A tool named with nothing behind it rarely survives a human read.

Get your CV reviewed before you apply

Send your CV and the role you want next. Your review arrives by email within 3 days.

Get new AI jobs by email

One email a week, each job rated for how much AI is in the work. No recruiter spam, unsubscribe in one click.

Free.

Similar roles

Other roles that involve little AI, at other companies.

What kind of AI work fits you?

Answer 12 practical questions in about three minutes. Get a simple profile, the work it points to, and live roles to explore next.

Find my next step

More jobs at NVIDIA

Related searches

Same AI level

Jobs by city